

Makoto MATSUSHIMA, S.N. 10/695,839
Page 2

Dkt. 2271/71352

Listing of Claims

The following listing of claims will replace all prior versions, and listings, of claims in the subject application:

1. (currently amended) A PWM signal generating circuit comprising:
a first counter circuit periodically changing a PWM signal output therefrom into an active state; and
a second counter circuit changing the PWM signal, which has been changed into the active state by said first counter circuit, into an inactive state within each cycle,
wherein said second counter circuit increases and decreases an active-to-inactive time period from a time when the PWM signal is changed into the active state to a time when the PWM signal is changed into the inactive state, and
wherein said second counter circuit increases or decreases, at a predetermined rate in a predetermined period, the time period between (i) the time when the PWM signal is changed into the active state and (ii) the time when the PWM signal is changed into the inactive state.
2. (previously presented) The PWM signal generating circuit as claimed in claim 1, wherein each of said first counter circuit and said second counter circuit outputs a digital signal.
3. (original) The PWM signal generating circuit as claimed in claim 1, further comprising a first specifying circuit that specifies an upper limit value and a lower limit value, wherein said second counter circuit changes the active-to-inactive time period periodically

Makoto MATSUSHIMA, S.N. 10/695,839
Page 3

Dkt. 2271/71352

within a range between the upper limit value and the lower limit value.

4. (currently amended) [[The]] A PWM signal generating circuit as claimed in claim 3, further comprising:

a first counter circuit periodically changing a PWM signal output therefrom into an active state;

a second counter circuit changing the PWM signal, which has been changed into the active state by said first counter circuit, into an inactive state within each cycle; and

a first specifying circuit that specifies an upper limit value and a lower limit value; and

a second specifying circuit that specifies a first schedule time and a second schedule time,

wherein said second counter circuit increases and decreases an active-to-inactive time period from a time when the PWM signal is changed into the active state to a time when the PWM signal is changed into the inactive state.

wherein said second counter circuit changes the active-to-inactive time period periodically within a range between the upper limit value and the lower limit value, and

wherein said second counter circuit starts to decrease the active-to-inactive time period after the active-to-inactive time period reaches the upper limit value and the first schedule time has elapsed, and said second counter circuit increases the active-to-inactive time period after the active-to-inactive time period reaches the lower limit value and the second schedule time has elapsed.

Makoto MATSUSHIMA, S.N. 10/695,839
Page 4

Dkt. 2271/71352

5. (currently amended) A method of generating a PWM signal, comprising the steps of:
(a) periodically changing the PWM signal into an active state; and
(b) changing the PWM signal, which has been changed into the active state, into an
inactive state within each cycle, while changing an active-to-inactive time period from a time
when the PWM signal is changed into the active state to a time when the PWM signal is changed
into the inactive state,

wherein the time period between (i) the time when the PWM signal is changed into the
active state and (ii) the time when the PWM signal is changed into the inactive state, is increased
or decreased in step (b) at a predetermined rate in a predetermined period.

6. (original) The method as claimed in claim 5, wherein said step of changing includes
changing the active-to-inactive time period periodically within a range between an upper limit
value and a lower limit value.

7. (currently amended) [[The]] A method as claimed in claim 6, wherein said step of
generating a PWM signal, comprising the steps of:

periodically changing the PWM signal into an active state; and
changing the PWM signal, which has been changed into the active state, into an inactive
state within each cycle, while changing an active-to-inactive time period from a time when the
PWM signal is changed into the active state to a time when the PWM signal is changed into the
inactive state, including
changing includes changing the active-to-inactive time period periodically within a

Makoto MATSUSHIMA, S.N. 10/695,839
Page 5

Dkt. 2271/71352

range between an upper limit value and a lower limit value,
decreasing the active-to-inactive time period after the active-to-inactive time period
reaches the upper limit value and the first schedule time has elapsed, and
increasing the active-to-inactive time period after the active-to-inactive time period
reaches the lower limit value and the second schedule time has elapsed.

8. (currently amended) A PWM signal generating circuit comprising:
first counter means for periodically changing a PWM signal output therefrom into an active state; and
second counter means for changing the PWM signal, which has been changed into the active state by said first counter means, into an inactive state within each cycle,
wherein said second counter means increases and decreases an active-to-inactive time period from a time when the PWM signal is changed into the active state to a time when the PWM signal is changed into the inactive state, and
wherein said second counter means increases or decreases, at a predetermined rate in a predetermined period, the time period between (i) the time when the PWM signal is changed into the active state and (ii) the time when the PWM signal is changed into the inactive state.
9. (previously presented) The PWM signal generating circuit as claimed in claim 8,
wherein each of said first counter circuit and said second counter circuit outputs a digital signal.
10. (original) The PWM signal generating circuit as claimed in claim 8, further

Makoto MATSUSHIMA, S.N. 10/695,839
Page 6

Dkt. 2271/71352

comprising first specifying means for specifying an upper limit value and a lower limit value, wherein said second counter means changes the active-to-inactive time period periodically within a range between the upper limit value and the lower limit value.

11. (currently amended) [[The]] A PWM signal generating circuit as claimed in claim 10, further comprising:

first counter means for periodically changing a PWM signal output therefrom into an active state; and

second counter means for changing the PWM signal, which has been changed into the active state by said first counter means, into an inactive state within each cycle,

first specifying means for specifying an upper limit value and a lower limit value; and
second specifying means for specifying a first schedule time and a second schedule time,
wherein

said second counter means increases and decreases an active-to-inactive time period from a time when the PWM signal is changed into the active state to a time when the PWM signal is changed into the inactive state,

said second counter means changes the active-to-inactive time period periodically within a range between the upper limit value and the lower limit value,

said second counter means starts to decrease the active-to-inactive time period after the active-to-inactive time period reaches the upper limit value and the first schedule time has elapsed, and

said second counter means increases the active-to-inactive time period after the active-to-

Aug-07-07 09:56am From-

+212-391-0631

T-274 P.008/012 F-533

Makoto MATSUSHIMA, S.N. 10/695,839
Page 7

Dkt. 2271/71352

inactive time period reaches the lower limit value and the second schedule time has elapsed.

Claim 12 (canceled).